

SLUSAQ3D -NOVEMBER 2011-REVISED APRIL 2012

Dual 5-A High-Speed Low-Side Gate Driver

Check for Samples: UCC27523, UCC27524, UCC27525, UCC27526

FEATURES

- Industry-Standard Pin Out
- Two Independent Gate-Drive Channels
- 5-A Peak Source and Sink Drive Current
- Independent Enable Function for Each Output
- TTL and CMOS Compatible Logic Threshold Independent of Supply Voltage
- Hysteretic Logic Thresholds for High Noise Immunity
- Inputs and Enable Pin Voltage Levels Not Restricted by VDD Pin Bias Supply Voltage
- 4.5-V to 18-V Single Supply Range
- Outputs Held Low During VDD UVLO, (ensures glitch-free operation at power-up and powerdown)
- Fast Propagation Delays (13-ns typical)
- Fast Rise and Fall Times (7-ns and 6-ns typical)
- 1-ns Typical Delay Matching Between 2-Channels
- Two Outputs can be Paralleled for Higher Drive Current
- Outputs Held in LOW When Inputs Floating
- PDIP-8, SOIC-8, MSOP-8 PowerPAD[™] and 3mm x 3-mm WSON-8 Package Options
- Operating Temperature Range of -40°C to 140°C


APPLICATIONS


- Switch-Mode Power Supplies
- DC-to-DC Converters
- Motor Control, Solar Power
- Gate Drive for Emerging Wide Band Gap Power Devices such as GaN


DESCRIPTION


The UCC2752x family of devices are dual-channel, high-speed, low-side gate driver devices capable of effectively driving MOSFET and IGBT power switches. Using a design that inherently minimizes shoot-through current, UCC2752x is capable of delivering high-peak current pulses of up to 5-A source and 5-A sink into capacitive loads along with rail-to-rail drive capability and extremely small propagation delay typically 13 ns. In addition, the drivers feature matched internal propagation delays between the two channels which are very well suited for applications requiring dual-gate drives with critical timing, such as synchronous rectifiers. This also enables connecting two channels in parallel to effectively increase current drive capability or driving two switches in parallel with a single input signal. The input pin thresholds are based on TTL and CMOS compatible low-voltage logic, which is fixed and independent of the VDD supply voltage. Wide hysteresis between the high and low thresholds offers excellent noise immunity.

Product Matrix









A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

ISTRUMENTS





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DESCRIPTION (CONT.)

The UCC2752x family provide the combination of three standard logic options - dual-inverting, dual-non inverting, one inverting and one non-inverting driver. UCC27526 features a dual input design which offers flexibility of both inverting (IN- pin) and non-inverting (IN+ pin) configuration for each channel. Either IN+ or IN- pin can be used to control the state of the driver output. The unused input pin can be used for enable and disable functions. For safety purpose, internal pull-up and Pull-down resistors on the input pins of all the devices in UCC2752x family in order to ensure that outputs are held LOW when input pins are in floating condition. UCC27323, UCC27324 and UCC27325 feature an Enable pins (ENA and ENB) to have better control of the operation of the driver applications. The pins are internally pulled up to VDD for active high logic and can be left open for standard operation.

UCC2752x family of devices are available in SOIC-8 (D), MSOP-8 with exposed pad (DGN) and 3-mm x 3-mm WSON-8 with exposed pad (DSD) packages. UCC27524 is also offered in PDIP-8 (P) package. UCC27526 is only offered in 3-mm x 3-mm WSON (DSD) package.

ORDERING INFORMATION(1)(2)

PART NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE, TA
UCC27523	SOIC 8-Pin (D), MSOP 8-pin (DGN), WSON 8-pin (DSD)	
UCC27524	SOIC 8-Pin (D), MSOP 8-pin (DGN), WSON 8-pin (DSD), PDIP 8-pin (P)	-40°C to 140°C
UCC27525	SOIC 8-Pin (D), MSOP 8-pin (DGN), WSON 8-pin (DSD)	
UCC27526	WSON 8-pin (DSD)	

- For the most current package and ordering information, see Package Option Addendum at the end of this document.
- All packages use Pb-Free lead finish of Pd-Ni-Au which is compatible with MSL level 1 at 255°C to 260°C peak reflow temperature to be compatible with either lead free or Sn/Pb soldering operations. DSD package is rated MSL level 2.





ABSOLUTE MAXIMUM RATINGS(1)(2)

STRUMENTS

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT	
Supply voltage range	VDD	-0.3 to	20.0		
OUTA, OUTB voltage		-0.3 to	VDD + 0.3	V	
Output continuous source/sink current	I _{OUT_DC}		0.3	^	
Output pulsed source/sink current (0.5 µs)	I _{OUT_pulsed}		5	Α	
INA, INB, INA+, INA-, INB+, INB-, EI	-0.3	20			
ESD ⁽⁴⁾	Human body model, HBM		4000	V	
ESD	Charge device model, CDM		1000		
Operating virtual junction temperature, T _J range		-40	150		
Storage temperature range, T _{stg}		-65	150	00	
Load townsersture	Soldering, 10 sec.		300	°C	
Lead temperature	Reflow		260		

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- All voltages are with respect to GND unless otherwise noted. Currents are positive into, negative out of the specified terminal. See Packaging Section of the datasheet for thermal limitations and considerations of packages.
- The maximum voltage on the Input and Enable pins is not restricted by the voltage on the VDD pin.
- These devices are sensitive to electrostatic discharge; follow proper device handling procedures.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

	MIN	TYP	MAX	UNIT
Supply voltage range, VDD	4.5	12	18	٧
Operating junction temperature range	-40		140	°C
Input voltage, INA, INB, INA+, INA-, INB+, INB-	0		18	٧
Enable voltage, ENA and ENB	0		18	



THERMAL INFORMATION

	THERMAL METRIC	UCC27523, UCC27524, UCC27525	UCC27523, UCC27524, UCC27525	UNITS
	THERMAL METRIC	SOIC (D)	MSOP (DGN) ⁽¹⁾	OMITO
		8 PINS	8 PINS	
θ_{JA}	Junction-to-ambient thermal resistance (2)	130.9	71.8	
θ_{JCtop}	Junction-to-case (top) thermal resistance (3)	80.0	65.6	
θ_{JB}	Junction-to-board thermal resistance (4)	71.4	7.4	°C/W
ΨЈТ	Junction-to-top characterization parameter ⁽⁵⁾	21.9	7.4	-C/VV
ΨЈВ	Junction-to-board characterization parameter ⁽⁶⁾	70.9	31.5	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance (7)	n/a	19.6	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

THERMAL INFORMATION

	THERMAL METRIC	UCC27524	UCC27523, UCC27524, UCC27525, UCC27526	UNITS
		PDIP (P)	WSON (DSD)(1)	
		8 PINS	8 PINS	
θ_{JA}	Junction-to-ambient thermal resistance (2)	62.1	46.7	
θ_{JCtop}	Junction-to-case (top) thermal resistance (3)	52.7	46.7	
θ_{JB}	Junction-to-board thermal resistance (4)	39.1	22.4	00/11/
ΨЈТ	Junction-to-top characterization parameter ⁽⁵⁾	31.0	0.7	°C/W
ΨЈВ	Junction-to-board characterization parameter ⁽⁶⁾	39.1	22.6	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	n/a	9.5	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



ELECTRICAL CHARACTERISTICS

 V_{DD} = 12 V, T_A = T_J = -40°C to 140°C, 1- μ F capacitor from V_{DD} to GND. Currents are positive into, negative out of the specified terminal (unless otherwise noted,)

	PARAMETER TEST CONDITION		MIN	TYP	MAX	UNITS
Bias Cur	rents					
	Startup current,	VDD = 3.4 V, INA=VDD, INB=VDD	55	110	175	
I _{DD(off)}	(based on UCC27524 Input configuration)	VDD = 3.4 V, INA=GND, INB=GND	25	75	145	μΑ
Under Vo	oltage LockOut (UVLO)					
V	Supply start threshold	T _J = 25°C	3.91	4.20	4.50	
V _{ON}	Supply start threshold	$T_J = -40$ °C to 140°C	3.70	4.20	4.65	
V _{OFF}	Minimum operating voltage after supply start		3.40	3.90	4.40	V
VDD_H	Supply voltage hysteresis		0.20	0.30	0.50	
Inputs (II	NA, INB, INA+, INA-, INB+, INB	-), UCC2752X (D, DGN, DSD)				
V _{IN_H}	Input signal high threshold	Output high for non-inverting input pins Output low for inverting input pins	1.9	2.1	2.3	
V_{IN_L}	Input signal low threshold	Output low for non-inverting input pins Output high for inverting input pins	1.0	1.2	1.4	V
V _{IN_HYS}	Input hysteresis		0.70	0.90	1.10	
INPUTS ((INA, INB, INA+, INA-, INB+, IN	B-) UCC27524P ONLY				
V _{IN_H}	Input signal high threshold	Output high for non-inverting input pins Output low for inverting input pins			2.3	
V _{IN_L}	Input signal low threshold	Output low for non-inverting input pins Output high for inverting input pins	1.0		V	
V _{IN_HYS}	Input hysteresis			0.9		
Enable (E	ENA, ENB) UCC2752X (D, DGN	I, DSD)				
V_{EN_H}	Enable signal high threshold	Output enabled	1.9	2.1	2.3	
V _{EN_L}	Enable signal low threshold	Output disabled	0.95	1.15	1.35	V
V _{EN_HYS}	Enable hysteresis		0.70	0.95	1.10	
ENABLE	(ENA, ENB) UCC27524P ONL	Y				
V _{EN_H}	Enable signal high threshold	Output enabled			2.3	
V_{EN_L}	Enable signal low threshold	Output disabled	0.95			V
V _{EN_HYS}	Enable hysteresis			0.95		
Outputs	(OUTA, OUTB)					
I _{SNK/SRC}	Sink/source peak current ⁽¹⁾	$C_{LOAD} = 0.22 \mu F$, $F_{SW} = 1 \text{ kHz}$		±5		Α
V_{DD} - V_{OH}	High output voltage	I _{OUT} = -10 mA			0.075	V
V_{OL}	Low output voltage	I _{OUT} = 10 mA			0.01	V
R _{OH}	Output pull-up resistance (2)	I _{OUT} = -10 mA	2.5	5	7.5	Ω
R _{OL}	Output pull-down resistance	I _{OUT} = 10 mA	0.15	0.5	1	Ω
Switching	g Time					

⁽¹⁾ Ensured by design.

⁽²⁾ R_{OH} represents on-resistance of only the P-Channel MOSFET device in pull-up structure of UCC2752X output stage.



ELECTRICAL CHARACTERISTICS (continued)

 V_{DD} = 12 V, $T_A = T_J = -40$ °C to 140°C, 1- μ F capacitor from V_{DD} to GND. Currents are positive into, negative out of the specified terminal (unless otherwise noted,)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNITS
t_R	Rise time (3)	C _{LOAD} = 1.8 nF		7	18	
t _F	Fall time (3)	C _{LOAD} = 1.8 nF		6	10	
t _M	Delay matching between 2 channels	INA = INB, OUTA and OUTB at 50% transition point		1	4	
t _{PW}	Minimum input pulse width that changes the output state			10	20	ns
t _{D1} , t _{D2}	Input to output propagation delay (3)	C _{LOAD} = 1.8 nF, 5-V input pulse	6	13	23	
t _{D3} , t _{D4}	EN to output propagation delay (3)	C _{LOAD} = 1.8 nF, 5-V enable pulse	6	13	23	

(3) See timing diagrams in Figure 1, Figure 2, Figure 3 and Figure 4

Timing Diagrams




Figure 1. Enable Function (for non-inverting input driver operation)




Figure 3. Non-Inverting Input Driver Operation




Figure 2. Enable Function (for inverting input driver operation)




Figure 4. Inverting Input Driver Operation



DEVICE INFORMATION




Figure 5.

TERMINAL FUNCTIONS (UCC27523/UCC27524/UCC27525)

TERI	MINAL	1/0	FUNCTION	
NUMBER	NAME	I/O	FUNCTION	
1	ENA	I	Enable input for Channel A: ENA biased LOW Disables Channel A output regardless of INA state, ENA biased HIGH or floating Enables Channel A output, ENA allowed to float hence it is pin-to-pin compatible with UCC2732X N/C pin.	
2	INA	I	Input to Channel A: Inverting Input in UCC27523, Non-Inverting Input in UCC27524, Inverting Input in UCC27525, OUTA held LOW if INA is unbiased or floating.	
3	GND	-	Ground: All signals referenced to this pin.	
4	INB	I	Input to Channel B: Inverting Input in UCC27523, Non-Inverting Input in UCC27524, Non-Inverting Input in UCC27525, OUTB held LOW if INB is unbiased or floating.	
5	OUTB	0	Output of Channel B	
6	VDD	I	Bias supply input	
7	OUTA	0	Output of Channel A	
8	ENB	I	Enable input for Channel B: ENB biased LOW Disables Channel B output regardless of INB state, ENB biased HIGH or floating Enables Channel B output, ENB allowed to float hence it is pin-to-pin compatible with UCC2732X N/C pin.	

TERMINAL FUNCTIONS (UCC27526)

	TERMINAL FORCTIONS (OCC21320)					
TERM	MINAL	1/0	FUNCTION			
NUMBER	NAME	I/O	FUNCTION			
1	INA-	I	Inverting Input to Channel A: when Channel A is used in Non-Inverting configuration connect INA- to GND in order to Enable Channel A output, OUTA held LOW if INA- is unbiased or floating.			
2	INB-	I	Inverting Input to Channel B: when Channel B is used in Non-Inverting configuration connect INB- to GND in order to Enable Channel B output, OUTB held LOW if INB- is unbiased or floating.			
3	GND	-	Ground: All signals referenced to this pin.			
4	OUTB	I	Output of Channel B			
5	VDD	0	Bias Supply Input			
6	OUTA	I	Output of Channel A			
7	INB+	0	Non-Inverting Input to Channel B: When Channel B is used in Inverting configuration connect INB+ to VDD in order to Enable Channel B output, OUTB held LOW if INB+ is unbiased or floating.			
8	INA+	I	Non-Inverting Input to Channel A: When Channel A is used in Inverting configuration connect INA+ to VDD in order to Enable Channel A output, OUTA held LOW if INA+ is unbiased or floating.			



Table 1. Device Logic Table (UCC27523/UCC27524/UCC27525)

				UCC	27523	UCC	27524	UCC	27525
ENA	ENB	INA	INB	OUTA	OUTB	OUTA	OUTB	OUTA	OUTB
Н	Н	L	L	Н	Н	L	L	Н	L
Н	Н	L	Н	Н	L	L	Н	Н	Н
Н	Н	Н	L	L	Н	Н	L	L	L
Н	Н	Н	Н	L	L	Н	Н	L	Н
L	L	Any	Any	L	L	L	L	L	L
Any	Any	x ⁽¹⁾	x ⁽¹⁾	L	L	L	L	L	L
x ⁽¹⁾	x ⁽¹⁾	L	L	Н	Н	L	L	Н	L
x ⁽¹⁾	x ⁽¹⁾	L	Н	Н	L	L	Н	Н	Н
x ⁽¹⁾	x ⁽¹⁾	Н	L	L	Н	Н	L	L	L
x ⁽¹⁾	x ⁽¹⁾	Н	Н	L	L	Н	Н	L	Н

⁽¹⁾ Floating condition.

Table 2. Device Logic Table (UCC27526)

INx+ (x = A or B)	INx- (x = A or B)	OUTx (x = A or B)
L	L	L
L	Н	L
Н	L	Н
Н	Н	L
x ⁽¹⁾	Any	L
Any	x ⁽¹⁾	L

⁽¹⁾ x = Floating condition.



Functional Block Diagrams




Figure 6. UCC27523 Block Diagram




Figure 7. UCC27524 Block Diagram






Figure 8. UCC27525 Block Diagram







Figure 9. UCC27526 Block Diagram





TYPICAL CHARACTERISTICS





















TYPICAL CHARACTERISTICS (continued)


















TYPICAL CHARACTERISTICS (continued)



ENABLE THRESHOLD





APPLICATION INFORMATION

High-current gate-driver devices are required in switching power applications for a variety of reasons. In order to effect fast switching of power devices and reduce associated switching power losses, a powerful gate driver device can be employed between the PWM output of control devices and the gates of the power semiconductor devices. Further, gate driver devices are indispensable when sometimes it is just not feasible to have the PWM controller device directly drive the gates of the switching devices. With advent of digital power, this situation will be often encountered since the PWM signal from the digital controller is often a 3.3-V logic signal which is not capable of effectively turning on a power switch. A level shifting circuitry is needed to boost the 3.3-V signal to the gate-drive voltage (such as 12 V) in order to fully turn on the power device and minimize conduction losses. Traditional buffer drive circuits based on NPN/PNP bipolar transistors in totem-pole arrangement, being emitter follower configurations, prove inadequate with digital power since they lack level-shifting capability. Gate driver devices effectively combine both the level-shifting and buffer drive functions. Gate driver devices also find other needs such as minimizing the effect of high-frequency switching noise by locating the high-current driver physically close to the power switch, driving gate drive transformers and controlling floating power device gates, reducing power dissipation and thermal stress in controller devices by moving gate charge power losses into itself etc. Finally, emerging wide band-gap power device technologies such as GaN based switches, which are capable of supporting very high switching frequency operation, are driving special requirements in terms of gate drive capability. These requirements include operation at low VDD voltages (5 V or lower), low propagation delays, tight delay matching and availability in compact, low-inductance packages with good thermal capability. In summary Gate-driver devices are an extremely important component in switching power combining benefits of high performance, low cost, component count, board-space reduction and simplified system design.




Figure 27. UCC2752x Typical Application Diagram (x = 3, 4 or 5)






Figure 28. UCC27526 Channel A in Inverting and Channel B in Non-Inverting Configuration, (enable function not used)




Figure 29. UCC27526 Channel A in Inverting and Channel B in Non-Inverting Configuration, (enable function implemented)



Introduction

The UCC2752x family of products represent Texas Instruments' latest generation of dual-channel, low-side high-speed gate driver devices featuring 5-A source/sink current capability, industry best-in-class switching characteristics and a host of other features listed in table below all of which combine to guarantee efficient, robust and reliable operation in high-frequency switching power circuits.

Table 3. UCC2752x Family of Features and Benefits

FEATURE	BENEFIT
Best-in-class 13-ns (typ) propagation delay	Extremely low pulse transmission distortion
1-ns (typ) delay matching between channels	Ease of paralleling outputs for higher (2x) current capability, ease of driving parallel power switches
Expanded VDD Operating range of 4.5 V to 18 V	Flexibility in system design
Expanded operating temperature range of -40°C to 140°C (See ELECTRICAL CHARACTERISTICS table)	
VDD UVLO Protection	Outputs are held Low in UVLO condition, which ensures predictable, glitch-free operation at power-up and power-down
Outputs held Low when input pins (INx) in floating condition	Safety feature, especially useful in passing abnormal condition tests during safety certification
Outputs enabled when enable pins (ENx) in floating condition	Pin-to-pin compatibility with UCC2732X family of products from TI, in designs where pin #1, 8 are in floating condition
CMOS/TTL compatible input and enable threshold with wide hysteresis	Enhanced noise immunity, while retaining compatibility with microcontroller logic level input signals (3.3V, 5V) optimized for digital power
Ability of input and enable pins to handle voltage levels not restricted by VDD pin bias voltage	System simplification, especially related to auxiliary bias supply architecture




VDD and Under Voltage Lockout

The UCC2752x devices have internal under voltage lockout (UVLO) protection feature on the VDD pin supply circuit blocks. When VDD is rising and the level is still below UVLO threshold, this circuit holds the output LOW, regardless of the status of the inputs. The UVLO is typically 4.25 V with 350-mV typical hysteresis. This hysteresis helps prevent chatter when low VDD supply voltages have noise from the power supply and also when there are droops in the VDD bias voltage when the system commences switching and there is a sudden increase in I_{DD}. The capability to operate at low voltage levels such as below 5 V, along with best in class switching characteristics, is especially suited for driving emerging GaN power semiconductor devices.

For example, at power-up, the UCC2752x driver-device output remains LOW until the V_{DD} voltage reaches the UVLO threshold if Enable pin is active or floating. The magnitude of the OUT signal rises with V_{DD} until steady-state V_{DD} is reached. The non-inverting operation in Figure 30 shows that the output remains LOW until the UVLO threshold is reached, and then the output is in-phase with the input. The inverting operation in Figure 31 shows that the output remains LOW until the UVLO threshold is reached, and then the output is out-phase with the input. With UCC27526 the output turns to high state only if INX+ is high and INX- is low after the UVLO threshold is reached.

Since the device draws current from the VDD pin to bias all internal circuits, for the best high-speed circuit performance, two VDD bypass capacitors are recommended to prevent noise problems. The use of surface mount components is highly recommended. A 0.1-µF ceramic capacitor should be located as close as possible to the VDD to GND pins of the gate-driver device. In addition, a larger capacitor (such as 1-µF) with relatively low ESR should be connected in parallel and close proximity, in order to help deliver the high-current peaks required by the load. The parallel combination of capacitors should present a low impedance characteristic for the expected current levels and switching frequencies in the application.






Figure 30. Power-Up Non-Inverting Driver

Figure 31. Power-Up Inverting Driver

Operating Supply Current

The UCC2752x products feature very low quiescent I_{DD} currents. The typical operating supply current in Under Voltage Lock-Out (UVLO) state and fully-on state (under static and switching conditions) are summarized in Figure 10, Figure 11 and Figure 12. The I_{DD} current when the device is fully on and outputs are in a static state (DC high or DC low, refer Figure 11) represents lowest quiescent I_{DD} current when all the internal logic circuits of the device are fully operational. The total supply current is the sum of the quiescent I_{DD} current, the average I_{OUT} current due to switching and finally any current related to pull-up resistors on the enable pins and inverting input pins. For example when the inverting Input pins are pulled low additional current is drawn from VDD supply through the pull-up resistors (refer to Figure 6 though Figure 9). Knowing the operating frequency (I_{SW}) and the MOSFET gate (I_{SW}) charge at the drive voltage being used, the average I_{OUT} current can be calculated as product of I_{SW} 0.

A complete characterization of the I_{DD} current as a function of switching frequency at different V_{DD} bias voltages under 1.8-nF switching load in both channels is provided in Figure 22. The strikingly linear variation and close correlation with theoretical value of average I_{OUT} indicates negligible shoot-through inside the gate-driver device attesting to its high-speed characteristics.



Input Stage

The input pins of UCC2752x gate-driver devices are based on a TTL/CMOS compatible input threshold logic that is independent of the VDD supply voltage. With typically high threshold = 2.1 V and typically low threshold = 1.2 V, the logic level thresholds can be conveniently driven with PWM control signals derived from 3.3-V and 5-V digital power controller devices. Wider hysteresis (typ 0.9 V) offers enhanced noise immunity compared to traditional TTL logic implementations, where the hysteresis is typically less than 0.5 V. UCC2752x devices also feature tight control of the input pin threshold voltage levels which eases system design considerations and ensures stable operation across temperature (refer to Figure 14). The very low input capacitance on these pins reduces loading and increases switching speed.

The UCC2752x devices feature an important safety feature wherein, whenever any of the input pins is in a floating condition, the output of the respective channel is held in the low state. This is achieved using V_{DD} pull-up resistors on all the Inverting inputs (INA, INB in UCC27523, INA in UCC27525 and INA-, INB- in UCC27526) or GND pull-down resistors on all the non-inverting input pins (INA, INB in UCC27524, INB in UCC27525 and INA+, INB+ in UCC27526), as shown in the device block diagrams.

While UCC27523/4/5 devices feature one input pin per channel, the UCC27526 features a dual input configuration with two input pins available to control the output state of each channel. With the UCC27526 device the user has the flexibility to drive each channel using either a non-inverting input pin (INx+) or an inverting input pin (INx-). The state of the output pin is dependent on the bias on both the INx+ and INx- pins (where x = A, B). Once an Input pin has been chosen to drive a channel, the other input pin of that channel (the unused input pin) must be properly biased in order to enable the output of the channel. The unused input pin cannot remain in a floating condition because, as mentioned earlier, whenever any input pin is left in a floating condition, the output of that channel is disabled using the internal pull-up/down resistors for safety purposes. Alternatively, the unused input pin can effectively be used to implement an enable/disable function, as explained below.

- In order to drive the channel x (x = A or B) in a non-inverting configuration, apply the PWM control input signal to INx+ pin. In this case, the unused input pin, INx-, must be biased low (eg. tied to GND) in order to enable the output of this channel.
 - Alternately, the INx- pin can be used to implement the enable/disable function using an external logic signal. OUTx is disabled when INx- is biased High and OUTx is enabled when INX- is biased low.
- In order to drive the channel x (x = A or B) in an Inverting configuration, apply the PWM control input signal to INX- pin. In this case, the unused input pin, INX+, must be biased high (eg. tied to VDD) in order to enable the output of the channel.
 - Alternately, the INX+ pin can be used to implement the enable/disable function using an external logic signal. OUTX is disabled when INX+ is biased low and OUTX is enabled when INX+ is biased high.
- Finally, it is worth noting that the UCC27526 output pin can be driven into high state only when INx+ pin is biased high and INx- input is biased low.

Refer to the input/output logic truth table and typical application diagram, (Figure 28 and Figure 29), for additional clarification.

The input stage of each driver should be driven by a signal with a short rise or fall time. This condition is satisfied in typical power supply applications, where the input signals are provided by a PWM controller or logic gates with fast transition times (<200 ns) with a slow changing input voltage, the output of the driver may switch repeatedly at a high frequency. While the wide hysteresis offered in UCC2752x definitely alleviates this concern over most other TTL input threshold devices, extra care is necessary in these implementations. If limiting the rise or fall times to the power device is the primary goal, then an external resistance is highly recommended between the output of the driver and the power device. This external resistor has the additional benefit of reducing part of the gate charge related power dissipation in the gate driver device package and transferring it into the external resistor itself.



Enable Function

INSTRUMENTS

The enable function is an extremely beneficial feature in gate driver devices especially for certain applications such as synchronous rectification where the driver outputs can be disabled in light-load conditions to prevent negative current circulation and to improve light-load efficiency.

UCC27523/4/5 devices are provided with independent enable pins ENx for exclusive control of each driver channel operation. The enable pins are based on a non-inverting configuration (active high operation). Thus when ENx pins are driven high the drivers are enabled and when ENx pins are driven low the drivers are disabled. Like the input pins, the enable pins are also based on a TTL/CMOS compatible input threshold logic that is independent of the supply voltage and can be effectively controlled using logic signals from 3.3-V and 5-V microcontrollers. The UCC2752X devices also feature tight control of the Enable function threshold voltage levels which eases system design considerations and ensures stable operation across temperature (refer to Figure 15). The ENx pins are internally pulled up to VDD using pull-up resistors as a result of which the outputs of the device are enabled in the default state. Hence the ENx pins can be left floating or Not Connected (N/C) for standard operation, where the enable feature is not needed. Essentially, this allows the UCC27523/4/5 devices to be pinto-pin compatible with TI's previous generation drivers UCC27323/4/5 respectively, where pins #1, 8 are N/C pins. If the channel A and Channel B inputs and outputs are connected in parallel to increase the driver current capacity, ENA and ENB should be connected and driven together.

The UCC27526 device does not feature dedicated enable pins. However, as mentioned earlier, an enable/disable function can be easily implemented in UCC27526 using the unused input pin. When INx+ is pulled-down to GND or INx- is pulled-down to VDD, the output is disabled. Thus INx+ pin can be used like an enable pin that is based on active high logic, while INx- can be used like an enable pin that is based on active low logic. It is important to note that while the ENA, ENB pins in UCC27523/4/5 are allowed to be in floating condition during standard operation and the outputs will be enabled, the INx+, INx- pins in UCC27526 are not allowed to be floating since this will disable the outputs.



Output Stage

The UCC2752x device output stage features a unique architecture on the pull-up structure which delivers the highest peak Source current when it is most needed during the Miller plateau region of the power switch turn-on transition (when the power switch drain/collector voltage experiences dV/dt). The output stage pull-up structure features a P-Channel MOSFET and an additional N-Channel MOSFET in parallel. The function of the N-Channel MOSFET is to provide a brief boost in the peak sourcing current enabling fast turn-on. This is accomplished by briefly turning-on on the N-Channel MOSFET during a narrow instant when the output is changing state from Low to High.




Figure 32. UCC2752X Gate Driver Output Structure

The R_{OH} parameter (see ELECTRICAL CHARACTERISTICS) is a DC measurement and it is representative of the on-resistance of the P-Channel device only. This is because the N-Channel device is held in the off state in DC condition and is turned-on only for a narrow instant when output changes state from low to high. Thus it should be noted that effective resistance of UCC2752x pull-up stage during turn-on instant is much lower than what is represented by R_{OH} parameter.

The pull-down structure in UCC2752x is simply composed of a N-Channel MOSFET. The R_{OL} parameter (see ELECTRICAL CHARACTERISTICS), which is also a DC measurement, is representative of the impedance of the pull-down stage in the device. In UCC2752x, the effective resistance of the hybrid pull-up structure during turn-on is estimated to be approximately 1.5 x R_{OL} , estimated based on design considerations.

Each output stage in UCC2752x is capable of supplying 5-A peak source and 5-A peak sink current pulses. The output voltage swings between VDD and GND providing rail-to-rail operation, thanks to the MOS output stage which delivers very low drop-out. The presence of the MOSFET body diodes also offers low impedance to switching overshoots and undershoots. This means that in many cases, external Schottky diode clamps may be eliminated. The outputs of these drivers are designed to withstand 500-mA reverse current without either damage to the device or logic malfunction.

The UCC2752x devices are particularly suited for dual-polarity, symmetrical drive gate transformer applications where the primary winding of transformer driven by OUTA and OUTB, with inputs INA and INB being driven complementary to each other. This is due to the extremely low drop-out offered by the MOS output stage of these devices, both during high (V_{OH}) and low (V_{OL}) states along with the low impedance of the driver output stage, all of which allow alleviate concerns regarding transformer demagnetization and flux imbalance. The low propagation delays also ensure accurate reset for high-frequency applications.

For applications that have zero voltage switching during power MOSFET turn-on or turn-off interval, the driver supplies high-peak current for fast switching even though the miller plateau is not present. This situation often occurs in synchronous rectifier applications because the body diode is generally conducting before power MOSFET is switched on.



Low Propagation Delays and Tightly Matched Outputs

The UCC2752x driver devices feature a best in class, 13-ns (typical) propagation delay between input and output which goes to offer the lowest level of pulse transmission distortion available in the industry for high frequency switching applications. For example in synchronous rectifier applications, the SR MOSFETs can be driven with very low distortion when a single driver device is used to drive both the SR MOSFETs. Further, the driver devices also feature an extremely accurate, 1-ns (typ) matched internal propagation delays between the two channels which is beneficial for applications requiring dual gate drives with critical timing. For example in a PFC application, a pair of paralleled MOSFETs may be driven independently using each output channel, which the inputs of both channels are driven by a common control signal from the PFC controller device. In this case the 1ns delay matching ensures that the paralleled MOSFETs are driven in a simultaneous fashion with the minimum of turn-on delay difference. Yet another benefit of the tight matching between the two channels is that the two channels can be connected together to effectively increase current drive capability i.e. A and B channels may be combined into a single driver by connecting the INA and INB inputs together and the OUTA and OUTB outputs together. Then, a single signal can control the paralleled combination.

Caution must be exercised when directly connecting OUTA and OUTB pins together since there is the possibility that any delay between the two channels during turn-on or turn-off may result in shoot-through current conduction as shown in Figure 33. While the two channels are inherently very well matched (4-ns Max propagation delay), it should be noted that there may be differences in the input threshold voltage level between the two channels which can cause the delay between the two outputs especially when slow dV/dt input signals are employed. The following guidelines are recommended whenever the two driver channels are paralleled using direct connections between OUTA and OUTB along with INA and INB:

- Use very fast dV/dt input signals (20 V/µs or greater) on INA and INB pins to minimize impact of differences in input thresholds causing delays between the channels.
- INA and INB connections must be made as close to the device pins as possible.

Wherever possible, a safe practice would be to add an option in the design to have gate resistors in series with OUTA and OUTB. This allows the option to use $0-\Omega$ resistors for paralleling outputs directly or to add appropriate series resistances to limit shoot-through current, should it become necessary.




Figure 33. Slow Input Signal May Cause Shoot-Through Between Channels During Paralleling (recommended dV/dt is 20 V/μs or higher)






Figure 34. Turn-On Propagation Delay $(C_L = 1.8 \text{ nF}, \text{VDD} = 12 \text{ V})$




Figure 35. Turn-On Rise Time (C_L = 1.8 nF, VDD = 12 V)




Figure 36. . Turn-Off Propagation Delay $(C_L = 1.8 \text{ nF, VDD} = 12 \text{ V})$




Figure 37. Turn-Off Fall Time $(C_L = 1.8 \text{ nF}, \text{VDD} = 12 \text{ V})$



Drive Current and Power Dissipation

The UCC27523/4/5/6 family of drivers are capable of delivering 5-A of current to a MOSFET gate for a period of several hundred nanoseconds at VDD = 12 V. High peak current is required to turn the device ON quickly. Then, to turn the device OFF, the driver is required to sink a similar amount of current to ground. This repeats at the operating frequency of the power device. The power dissipated in the gate driver device package depends on the following factors:

- Gate charge required of the power MOSFET (usually a function of the drive voltage V_{GS}, which is very close to input bias supply voltage V_{DD} due to low V_{OH} drop-out)
- Switching frequency
- Use of external gate resistors

Since UCC2752x features very low quiescent currents and internal logic to eliminate any shoot-through in the output driver stage, their effect on the power dissipation within the gate driver can be safely assumed to be negligible.

When a driver device is tested with a discrete, capacitive load it is a fairly simple matter to calculate the power that is required from the bias supply. The energy that must be transferred from the bias supply to charge the capacitor is given by:

$$\mathsf{E}_{\mathsf{G}} = \frac{1}{2} \mathsf{C}_{\mathsf{LOAD}} \mathsf{V_{\mathsf{DD}}}^2 \tag{1}$$

where is load capacitor and is bias voltage feeding the driver.

There is an equal amount of energy dissipated when the capacitor is charged. This leads to a total power loss given by the following:

$$P_{G} = C_{LOAD} V_{DD}^{2} f_{SW}$$
 (2)

where f_{SW} is the switching frequency.

With V_{DD} = 12 V, C_{LOAD} = 10 nF and f_{SW} = 300 kHz the power loss can be calculated as:

$$P_{G} = 10 \text{ nF} \times 12 \text{ V}^{2} \times 300 \text{ kHz} = 0.432 \text{ W}$$
(3)



The switching load presented by a power MOSFET can be converted to an equivalent capacitance by examining the gate charge required to switch the device. This gate charge includes the effects of the input capacitance plus the added charge needed to swing the drain voltage of the power device as it switches between the ON and OFF states. Most manufacturers provide specifications that provide the typical and maximum gate charge, in nC, to switch the device under specified conditions. Using the gate charge Q_g , one can determine the power that must be dissipated when charging a capacitor. This is done by using the equivalence $Q_g = C_{LOAD}V_{DD}$ to provide the following equation for power:

$$P_{G} = C_{LOAD} V_{DD}^{2} f_{SW} = Q_{g} V_{DD} f_{SW}$$
(4)

Assuming that UCC2752x is driving power MOSFET with 60 nC of gate charge ($Q_g = 60$ nC at $V_{DD} = 12$ V) on each output, the gate charge related power loss can be calculated as:

$$P_{G} = 2 \times 60 \text{ nC} \times 12 \text{ V} \times 300 \text{ kHz} = 0.432 \text{ W}$$
 (5)

This power PG is dissipated in the resistive elements of the circuit when the MOSFET is being turned-on or off. Half of the total power is dissipated when the load capacitor is charged during turn-on, and the other half is dissipated when the load capacitor is discharged during turn-off. When no external gate resistor is employed between the driver and MOSFET/IGBT, this power is completely dissipated inside the driver package. With the use of external gate drive resistors, the power dissipation is shared between the internal resistance of driver and external gate resistor in accordance to the ratio of the resistances (more power dissipated in the higher resistance component). Based on this simplified analysis, the driver power dissipation during switching is calculated as follows:

$$P_{SW} = Q_G \times VDD \times f_{SW} \times \left(\frac{R_{OFF}}{R_{OFF} + R_{GATE}} + \frac{R_{ON}}{R_{ON} + R_{GATE}} \right)$$
(6)

where $R_{OFF} = R_{OL}$ and R_{ON} (effective resistance of pull-up structure) = 1.5 x R_{OL} .

In addition to the above gate charge related power dissipation, additional dissipation in the driver is related to the power associated with the quiescent bias current consumed by the device to bias all internal circuits such as input stage (with pull-up and pull-down resistors), enable, and UVLO sections. Referring to the Figure 11 it can be seen that the quiescent current is less than 0.6 mA even in the highest case. The quiescent power dissipation can be simply calculated as:

$$P_{Q} = I_{DD}V_{DD} \tag{7}$$

Assuming, $I_{DD} = 6$ mA, the power loss is:

$$P_Q = 0.6 \text{ mA} \times 12 \text{ V} = 7.2 \text{mW}$$
 (8)

Clearly, this is insignificant compared to gate charge related power dissipation calculated earlier.

With a 12-V supply, the bias current can be estimated as follows, with an additional 0.6-mA overhead for the quiescent consumption:

$$I_{DD} \sim \frac{P_G}{V_{DD}} = \frac{0.432 \text{ W}}{12 \text{ V}} = 0.036 \text{ A}$$
 (9)



Thermal Information

INSTRUMENTS

The useful range of a driver is greatly affected by the drive power requirements of the load and the thermal characteristics of the device package. In order for a gate driver device to be useful over a particular temperature range the package must allow for the efficient removal of the heat produced while keeping the junction temperature within rated limits. The UCC27523/4/5/6 family of drivers is available in four different packages to cover a range of application requirements. The thermal metrics for each of these packages are summarized in the Thermal Information section of the datasheet. For detailed information regarding the thermal information table, please refer to Application Note from Texas Instruments entitled, "IC Package Thermal Metrics" (Texas Instrument's Literature Number SPRA953A).

Among the different package options available in the UCC2752x family, of particular mention are the DSD & DGN packages when it comes to power dissipation capability. The MSOP PowerPAD-8 (DGN) package and 3-mm x 3-mm WSON (DSD) package offer a means of removing the heat from the semiconductor junction through the bottom of the package. Both these packages offer an exposed thermal pad at the base of the package. This pad is soldered to the copper on the printed circuit board directly underneath the device package, reducing the thermal resistance to a very low value. This allows a significant improvement in heat-sinking over that available in the D or P packages. The printed circuit board must be designed with thermal lands and thermal vias to complete the heat removal subsystem. Note that the exposed pads in the MSOP-8 (PowerPADTM) and WSON-8 packages are not directly connected to any leads of the package. However, it is electrically and thermally connected to the substrate of the device which is the ground of the device. It is recommended to externally connect the exposed pads to GND in PCB layout for better EMI immunity.



PCB Layout

Proper PCB layout is extremely important in a high current, fast switching circuit to provide appropriate device operation and design robustness. The UCC27523/4/5/6 family of gate drivers incorporates short propagation delays and powerful output stages capable of delivering large current peaks with very fast rise and fall times at the gate of power MOSFET to facilitate voltage transitions very quickly. At higher VDD voltages, the peak current capability is even higher (5-A peak current is at VDD = 12 V). Very high di/dt can cause unacceptable ringing if the trace lengths and impedances are not well controlled. The following circuit layout guidelines are strongly recommended when designing with these high-speed drivers.

- Locate the driver device as close as possible to power device in order to minimize the length of high-current traces between the Output pins and the Gate of the power device.
- Locate the VDD bypass capacitors between VDD and GND as close as possible to the driver with minimal
 trace length to improve the noise filtering. These capacitors support high peak current being drawn from VDD
 during turn-on of power MOSFET. The use of low inductance SMD components such as chip resistors and
 chip capacitors is highly recommended.
- The turn-on and turn-off current loop paths (driver device, power MOSFET and VDD bypass capacitor) should be minimized as much as possible in order to keep the stray inductance to a minimum. High dl/dt is established in these loops at 2 instances during turn-on and turn-off transients, which will induce significant voltage transients on the output pin of the driver device and Gate of the power MOSFET.
- Wherever possible parallel the source and return traces, taking advantage of flux cancellation
- Separate power traces and signal traces, such as output and input signals.
- Star-point grounding is a good way to minimize noise coupling from one current loop to another. The GND of
 the driver should be connected to the other circuit nodes such as source of power MOSFET, ground of PWM
 controller etc at one, single point. The connected paths should be as short as possible to reduce inductance
 and be as wide as possible to reduce resistance.
- Use a ground plane to provide noise shielding. Fast rise and fall times at OUT may corrupt the input signals during transition. The ground plane must not be a conduction path for any current loop. Instead the ground plane must be connected to the star-point with one single trace to establish the ground potential. In addition to noise shielding, the ground plane can help in power dissipation as well
- In noisy environments, it may be necessary to tie inputs of an unused channel of UCC27526 to VDD (in case of INx+) or GND (in case of INX-) using short traces in order to ensure that the output is enabled and to prevent noise from causing malfunction in the output.
- Exercise caution when replacing the UCC2732x/UCC2742x devices with the UCC2752x:
 - UCC2752x is a much stronger gate driver (5-A peak current versus 4-A peak current).
 - UCC2752x is a much faster gate driver (13-ns/13-ns rise/fall propagation delay versus 25-ns/35-ns rise/fall propagation delay).



Revision History

Instruments

Cł	nanges from Original (November 2011) to Revision A	Page	
•	Changed datasheet status to Production Data.	1	
Cł	nanges from Revision A (November 2011) to Revision B	Page	
•	Added note to packaging section, "DSD package is rated MSL level 2"	2	
•	Changed Supply start threshold row to include two temperature ranges.	5	
•	Changed Minimum operating voltage after supply start min and max values from 3.6 V to 4.2 V to 3.40 V and 4.40 V.	5	
•	Changed Supply voltage hysteresis typ value from 0.35 to 0.30.	5	
•	Changed UCC27526 Block Diagram drawing.	10	
•	Changed UCC27526 Channel A in Inverting and Channel B in Non-Inverting Configuration drawing	15	
Cł	nanges from Revision B (December 2011) to Revision C	Page	
•	Added R _{OH} note in the Outputs (OUTA, OUTB) section.	5	
•	Added an updated Output Stage section.	20	
•	Added UCC2752X Gate Driver Output Structure image	20	
•	Added an updated Low Propagation Delays and Tightly Matched Outputs section.	21	
•	Added Slow Input Signal Combined with Differences in Input Threshold Voltage image.	21	
•	Added updated Drive Current and Power Dissipation section.	23	
•	Added a PSW equation.	24	
Cł	nanges from Revision C (March 2012) to Revision D	Page	
•	Changed Inputs (INA, INB, INA+, INA-, INB+, INB-) section to include UCC2752X (D, DGN, DSD) information	5	
•	Added Inputs (INA, INB, INA+, INA-, INB+, INB-) UCC27524P ONLY section.		
•	Changed Enable (ENA, ENB) section to include UCC2752X (D, DGN, DSD) information		
•	Added ENABLE (ENA, ENB) UCC27524P ONLY section.	5	

15-May-2012

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
UCC27523D	PREVIEW	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UCC27523DGN	PREVIEW	MSOP- PowerPAD	DGN	8	80	TBD	Call TI	Call TI	
UCC27523DGNR	PREVIEW	MSOP- PowerPAD	DGN	8	2500	TBD	Call TI	Call TI	
UCC27523DGNT	PREVIEW	MSOP- PowerPAD	DGN	8		TBD	Call TI	Call TI	
UCC27523DR	PREVIEW	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UCC27523DSDR	PREVIEW	SON	DSD	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
UCC27523DSDT	PREVIEW	SON	DSD	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
UCC27524D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UCC27524DGNR	PREVIEW	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAC	SLevel-1-260C-UNLIM	
UCC27524DGNT	PREVIEW	MSOP- PowerPAD	DGN	8		TBD	Call TI	Call TI	
UCC27524DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UCC27524DSDR	ACTIVE	SON	DSD	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
UCC27524DSDT	ACTIVE	SON	DSD	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
UCC27524P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UCC27525D	PREVIEW	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UCC27525DGN	PREVIEW	MSOP- PowerPAD	DGN	8	80	TBD	Call TI	Call TI	
UCC27525DGNR	PREVIEW	MSOP- PowerPAD	DGN	8	2500	TBD	Call TI	Call TI	





www.ti.com 15-May-2012

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
UCC27525DGNT	PREVIEW	MSOP- PowerPAD	DGN	8		TBD	Call TI	Call TI	
UCC27525DR	PREVIEW	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UCC27525DSDR	PREVIEW	SON	DSD	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
UCC27525DSDT	PREVIEW	SON	DSD	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
UCC27526DSDR	ACTIVE	SON	DSD	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
UCC27526DSDT	ACTIVE	SON	DSD	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





15-May-2012


PACKAGE MATERIALS INFORMATION

www.ti.com 12-May-2012


TAPE AND REEL INFORMATION

REEL DIMENSIONS





TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC27524DSDR	SON	DSD	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
UCC27524DSDT	SON	DSD	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
UCC27526DSDR	SON	DSD	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
UCC27526DSDT	SON	DSD	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 12-May-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC27524DSDR	SON	DSD	8	3000	346.0	346.0	29.0
UCC27524DSDT	SON	DSD	8	250	210.0	185.0	35.0
UCC27526DSDR	SON	DSD	8	3000	346.0	346.0	29.0
UCC27526DSDT	SON	DSD	8	250	210.0	185.0	35.0

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



DGN (S-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-187 variation AA-T

PowerPAD is a trademark of Texas Instruments.



DGN (S-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD $^{\text{M}}$ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206323-2/1 12/11

NOTE: All linear dimensions are in millimeters



DGN (R-PDSO-G8)

PowerPADTM PLASTIC SMALL OUTLINE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments



DSD (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No—Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



DSD (S-PWSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4211722-5/A 04/11

NOTE: A. All linear dimensions are in millimeters



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

Applications

Automotive and Transportation www.ti.com/automotive

e2e.ti.com

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

		•	
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video

RFID <u>www.ti-rfid.com</u>
OMAP Mobile Processors www.ti.com/omap

Products

Audio

Wireless Connectivity www.ti.com/wirelessconnectivity

www.ti.com/audio

TI E2E Community Home Page

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated